

2125\$  
Patent  
Hwy/H

Docket No.: CYPR-PM01008

# Information Disclosure Statement Transmittal

I hereby certify that this transmittal of the below described document is being deposited with the United States Postal Service in an envelope bearing First Class Postage and addressed to the Commissioner of Patents, P. O. Box 1450, Alexandria, VA 22313-1450, on the below date of deposit.				
Date of Deposit:	06/02/04	Name of Person Making the Deposit:	SAVANAH MENDOZA	Signature of the Person Making the Deposit:

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Bo Soon Chang

Application No.: 10/085,757

Group Art Unit: 2125

Filed: 02/27/02

Examiner: JARRETT, Ryan A.

Title: AN INTEGRATED BACK-END INTEGRATED CIRCUIT MANUFACTURING ASSEMBLY

Commissioner of Patents  
P. O. Box 1450  
Alexandria, VA 22313-1450  
Sir:

### Information Disclosure Statement Transmittal

Transmitted herewith is the following:

- ..... Formal drawings, totaling ..... sheets.
- ..... Informal drawings, totaling ..... sheets.
- ..... Certification for PTO Consideration
- ..... Information Disclosure statement (\_\_\_ sheets)
- ☒ Information Disclosure statement and late filing fee
- ☒ Form 1449
- ..... Petition for Extension of Time
- ☒ Other: References

### Fee Calculation (for other than a small entity)

Fee Items	Fee Rate	Total
Petition for Extension of Time (fee calculated elsewhere)	\$ .00	\$0.00
Information Disclosure Statement, late filing	\$180.00	\$180.00
Other:		
<b>Total Fees</b>		<b>\$180.00</b>

### PAYMENT OF FEES

1. The full fee due in connection with this communication is provided as follows:
  - [ X ] The Commissioner is hereby authorized to charge any additional fees associated with this communication or credit any overpayment to Deposit Account No.: 23-0085.  
A duplicate copy of this authorization is enclosed.
  - [ X ] A check in the amount of \$180.00
  - [ ] Charge any fees required or credit any overpayments associated with this filing to Deposit Account No.: 23-0085.

06/09/2004 STEUHEL1 00000014 10085757

01 FC:1806

180.00 DP

[X] Customer No: 000041066

Please direct all correspondence concerning the above-identified application to the following address:

**WAGNER, MURABITO & HAO LLP**  
Two North Market Street, Third Floor  
San Jose, California 95113  
(408) 938-9060


Respectfully submitted,

Date:

June 2, 2004

By:

Eric J. Gash  
Eric J. Gash  
Reg. No. 46,274



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Attorney Docket No.: CYPR-PM01008

Inventor(s): Bo Soon Chang

Application No.: 02/27/02

Group Art Unit: 2125

Filed: 10/085,757

Examiner: JARRETT, Ryan A.

Title: AN INTEGRATED BACK-END INTEGRATED CIRCUIT MANUFACTURING ASSEMBLY

Commissioner of Patents  
P. O. Box 1450  
Alexandria, VA 22313-1450

Sir:

Information Disclosure Statement Submitted Pursuant to 37 C.F.R. 1.97(b)

The citations referenced herein, copies attached, may be material to the examination of the above-identified application and are, therefore, submitted in compliance with the duty of disclosure as defined in 37 C.F.R. 1.56. The Examiner is requested to make these citations of official record in the application.

This Information Disclosure Statement submitted in accordance with 37 C.F.R. 1.97(b) is not to be construed as a representation that a search has been made, that additional items material to the examination of this application do not exist, or that any one or more of these citations constitute prior art under 35 U.S.C. 102.

The Examiner's attention is respectfully directed to the following Other Documents:

T. Olson, "Emerging Package-less Strip Designs Demand Innovative Manufacturing Approaches", Semiconductor Magazine, Vol 1, Issue 4, April 2000, P58, 2 Sheets

L. Estacio, "Cypress Semiconductor Leads the Way with Advance Strip Level Tracking", Semiconductor Magazine, Vol 1, Issue 4, April 2000, P60, 1 Sheet

J. Pedro, L. Estacio, "Using Electronic Strip Mapping for Tracking Defects in a Fully Integrated Assembly and Test Line", 8 Sheets

C.T. Choon, K.R. Vadivazhagu, N.H. Sieng, "Automation / Integration Program in TAP Reality Vs Vision", Test Assembly & Packaging 1999, 8 Sheets

Please direct all correspondence concerning the above-identified application to the following address:

**WAGNER, MURABITO & HAO LLP**  
Two North Market Street, Third Floor  
San Jose, California 95113  
(408) 938-9060  
Customer No: 000041066

Respectfully submitted,

Date:

Jun 2, 2004

By:



Eric J. Gash  
Reg. No. 46,274



Attorney Docket No.: CYPR-PM01008

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**  
Patent Application

Inventor(s): Bo Soon Chang

Group Art Unit: 2125

Filed: 02/27/02

Examiner: JARRETT, Ryan A.

Application No.: 10/085,757

Title: AN INTEGRATED BACK-END INTEGRATED CIRCUIT MANUFACTURING ASSEMBLY

Form 1449

**U.S. Patent Documents**

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub-class	Filing Date
	A						
	B						
	C						

**Foreign Patent or Published Foreign Patent Application**

Examiner Initial	No.	Document No.	Publication Date	Country or Patent Office	Class	Sub-class	Translation	
							Yes	No
	D							
	E							
	F							

**Other Documents**

Examiner Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication
	G	T. Olson, "Emerging Package-less Strip Designs Demand Innovative Manufacturing Approaches", Semiconductor Magazine, Vol 1, Issue 4, April 2000, P58, 2 Sheets
	H	L. Estacio, "Cypress Semiconductor Leads the Way with Advance Strip Level Tracking", Semiconductor Magazine, Vol 1, Issue 4, April 2000, P60, 1 Sheet
	I	J. Pedro, L. Estacio, "Using Electronic Strip Mapping for Tracking Defects in a Fully Integrated Assembly and Test Line", 8 Sheets
	J	C.T. Choon, K.R. Vadivazhagu, N.H. Sieng, "Automation / Integration Program in TAP Reality Vs Vision", Test Assembly & Packaging 1999, 8 Sheets
Examiner		Date Considered

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered.  
Include copy of this form with next communication to applicant.